FPGA Application Lead - Design Engineer

Location:Greater London
Job Type:Full Time
Apply Now

JP Morgan Electronic Trading Technology's connectivity group is seeking a strong FPGA design engineer lead to join the team to build/enhance the low latency connectivity platform that provides to client a true multi-asset ultra-low latency market access.

This role requires a wide variety of Skills and capabilities, including:

  • Expert knowledge of FPGA architecture design in VHDL/Verilog

  • High speed/Low latency FPGA design

  • Development of verification strategies and writing complex test benches

  • Excellent understanding of software and hardware interaction

  • Complex system level simulation using modelsim

  • Xilinx/Altera architecture and design experience

  • Working experience with networking protocols including Ethernet/10G, TCP/IP

  • Experience with Unix/Linux based development environment

  • Knowledge of intel processor architecture and bus interconnect technologies like PCI-E, QPI

  • Excellent interpersonal skills

Our Corporate & Investment Bank relies on innovators like you to build and maintain the technology that helps us safely service the world’s important corporations, governments and institutions. You’ll develop solutions for a bank entrusted with holding $18 trillion of assets and $393 billion in deposits.CIB provides strategic advice, raises capital, manages risk, and extends liquidity in markets spanning over 100 countries around the world.

At JPMorgan Chase & Co. we value the unique skills of every employee, and we’re building a technology organization that thrives on diversity.We encourage professional growth and career development, and offer competitive benefits and compensation.If you’re looking to build your career as part of a global technology team tackling big challenges that impact the lives of people and companies all around the world, we want to meet you.

@2019 JPMorgan Chase & Co. JPMorgan Chase is an equal opportunity and affirmative action employer Disability/Veteran.